Josué Feliu, postdoctoral researcher at the Parallel Architectures Group of the Universitat Politècnica de València received the Research Award of the Computing Scientific Society of Spain (SCIE) and BBVA Foundation. The award recognizes the research work that Josué has developed, which is mainly focused on the design of process schedulers to maximize the throughput and fairness of current multicore SMT processors.
